Machine generated authority record.
Work cat.: (OSt): Padmanabhan T R 14224, Design Through Verilog HDL