Machine generated authority record.
Work cat.: (OSt): Palnitkar S, Verilog HDL: A Guide to Digital Design and Synthesis