Machine generated authority record.
Work cat.: (OSt): Palnitkar S 31673, Verilog HDL: A Guide to Digital Design and Synthesis