Central Library, KARE

header image

Verilog Coding for Logic Synthesis

By: Lee W FSeries: - Wiley India 2013Edition: -Description: 309ISBN: 978-81-265-3701-3Subject(s): "Electronics and Communication, "VHDL
Item type Current location Collection Shelving location Call number Status Date due Barcode Item holds
Books Books Central Library, KARE, Krishnankoil Campus
Electronics and Communication Engineering Reference (Not for Circulation) 681.32.65/WEN Available 68953
Total holds: 0

-

English

Use your Register Number/Library Membership Number as your Login ID and Date of Birth (dd/mm/yyyy) as password to log in to your account

Implemented and Maintained by Central Library, KARE -[Visitors]- free website counter