Central Library, KARE

header image

"Verilog Digital System Design: RT Level Synthesis,Testbench and Verification"

By: Navabi ZSeries: - Prathiba Prakashan 2008Edition: 2Description: "xvi,384"ISBN: 9780070252219Subject(s): "Electronics and Communication, "VHDL
Item type Current location Collection Shelving location Call number Status Date due Barcode Item holds
Books Books Central Library, KARE, Krishnankoil Campus
Electronics and Communication Engineering Transferred to Electronics and Communication Engineering Dept. Library - Available 37566
Total holds: 0

-

English

Use your Register Number/Library Membership Number as your Login ID and Date of Birth (dd/mm/yyyy) as password to log in to your account

Implemented and Maintained by Central Library, KARE -[Visitors]- free website counter