Central Library, KARE

header image

Verilog Digital System Design: RT Level Synthesis,Testbench and Verification

By: Navabi Z Prathiba Prakashan 2008Edition: 2ISBN: 9780070252219Subject(s): Electronics, VHDL
Item type Current location Collection Shelving location Call number Status Date due Barcode Item holds
CD/DVD CD/DVD Central Library, KARE, Krishnankoil Campus
Electronics and Communication Engineering Media Resource Centre Not for loan CD2069
Total holds: 0

1st Reprint

English

Use your Register Number/Library Membership Number as your Login ID and Date of Birth (dd/mm/yyyy) as password to log in to your account

Implemented and Maintained by Central Library, KARE -[Visitors]- free website counter