Noia <br/><br/>
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs 

 - 1 
<br/><br/> Fulltext 
<br/><br/><br/>English 
<br/><br/><label>ISBN: </label>978-3-319-02378-6