Central Library, KARE catalog

Normal view MARC view ISBD view

Uyemura J P

Chip Design for Submicron VLSI: CMOS Layout and Simulation - - 411+xviii - .

-

English

ISBN: 9788131501955

Subjects--Topical Terms:
Electronics and Communication
VLSI

Use your Register Number/Library Membership Number as your Login ID and Date of Birth (dd/mm/yyyy) as password to log in to your account

Implemented and Maintained by Central Library, KARE -[Visitors]-