Chip Design for Submicron VLSI: CMOS Layout and Simulation (Record no. 2454)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 00459nam a2200193Ia 4500 |
| 005 - DATE AND TIME OF LATEST TRANSACTION | |
| control field | 20230223105334.0 |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| ISBN | 9788131501955 |
| 100 ## - MAIN ENTRY--AUTHOR NAME | |
| Author Name | Uyemura J P |
| 245 #0 - TITLE STATEMENT | |
| Title | Chip Design for Submicron VLSI: CMOS Layout and Simulation |
| 250 ## - EDITION STATEMENT | |
| Edition statement | - |
| 264 ## - PUBLICATION STATEMENT | |
| Name of the Publisher | Cengage Learning |
| Year of Publication | 2009 |
| 300 ## - PHYSICAL DESCRIPTION | |
| Number of Pages | 411+xviii |
| 490 ## - SERIES STATEMENT | |
| Series statement | - |
| 500 ## - GENERAL NOTE | |
| General note | - |
| 546 ## - LANGUAGE NOTE | |
| Language | English |
| 650 ## - SUBJECT --TOPICAL TERM | |
| Subject | Electronics and Communication |
| 650 ## - SUBJECT --TOPICAL TERM | |
| Subject | VLSI |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
| Item Type | Books |
| Withdrawn status | Lost Status | Damaged Status | Not for Loan | Permanent Location | Section | Date of Purchase | Vendor | Price | Call Number | Accession Number | Item Type |
|---|---|---|---|---|---|---|---|---|---|---|---|
| Central Library, KARE, Krishnankoil Campus | Transferred to Instrumentation and Control Engineering Dept. Library | 28/08/2009 | - | 380.00 | - | 44314 | Books | ||||
| Central Library, KARE, Krishnankoil Campus | General Stack | 21/10/2022 | - | 380.00 | 621.38.049.77 P6 | 99726 | Books | ||||
| Central Library, KARE, Krishnankoil Campus | General Stack | 21/10/2022 | - | 380.00 | 621.38.049.77 P6 | 99727 | Books | ||||
| Central Library, KARE, Krishnankoil Campus | General Stack | 21/10/2022 | - | 380.00 | 621.38.049.77 P6 | 99728 | Books |